

FIG. 1



Figure 5. Input PID Table




FIG. 3




Figure 7: Output Processor Block Diagram

FIG. 4

Figure 10: Simplified ISR Flowchart




FIG. 5